Part Number Hot Search : 
F0512 MD7002A N5551 KAQY217 MC339 PN83831 SZ15E0 FDB2614
Product Description
Full Text Search
 

To Download SY58607UMGTR Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  sy58607u 3.2gbps precision, 1:2 lvpecl fanout buffer with internal termination and fail safe input precision edge is a registered trademark of micrel, inc. mlf and micro leadframe are registered trademarks of amkor technology. micrel inc. ? 2180 fortune drive ? san jose, ca 95131 ? usa ? te l +1 (408) 944-0800 ? fax + 1 (408) 474-1000 ? http://www.micre l.com september 2006 m9999-092606-a hbwhelp@micrel.com or (408) 955-1690 general description the sy58607u is a 2.5/3.3v, high-speed, fully differential 1:2 lvpecl fanout buffer optimized to provide two identical output c opies with less than 20ps of skew and less than 10ps pp total jitter. the sy58607u can process clock signals as fast as 2.5ghz or data patterns up to 3.2gbps. the differential input includes micrel?s unique, 3-pin input termination architecture that interfaces to lvpecl, lvds or cml differential sign als, (ac- or dc-coupled) as small as 100mv (200mv pp ) without any level-shifting or termination resistor networks in the signal path. for ac-coupled input interface applications, an integrated voltage reference (v ref-ac ) is provided to bias the v t pin. the outputs are 800mv lvpecl, with extremely fast rise/fall times guaranteed to be less than 110ps. the sy58607u operates from a 2.5v 5% supply or 3.3v 10% supply and is guaranteed over the full industrial temperature range (?40c to +85c). for applications that require cml or lvds outputs, consider the sy58606u and sy58608u, 1:2 fanout buffers with 400mv and 325mv output swings respectively. the sy58607u is part of micrel ?s high-speed, precision edge ? product line. data sheets and support documentation can be found on micrel?s web site at: www.micrel.com . functional block diagram precision edge ? features ? precision 1:2, 800mv lvpecl fanout buffer ? guaranteed ac performance over temperature and voltage: ? dc-to > 3.2gbps throughput ? <350ps propagation delay (in-to-q) ? <20ps within-device skew ? <110ps rise/fall times ? fail safe input ? prevents outputs from oscillating when input is invalid ? ultra-low jitter design ? <1ps rms cycle-to-cycle jitter ? <10ps pp total jitter ? <1ps rms random jitter ? <10ps pp deterministic jitter ? high-speed l vpecl outputs ? 2.5v 5% or 3.3v 10% power supply operation ? industrial temperature range: ?40c to +85c ? available in 16-pin (3mm x 3mm) mlf ? package applications ? all sonet clock and data distribution ? fibre channel clock and data distribution ? gigabit ethernet clock and data distribution ? backplane distribution markets ? storage ? ate ? test and measurement ? enterprise networking equipment ? high-end servers ? access ? metro area network equipment
micrel, inc. sy58607u september 2006 2 m9999-092606- a hbwhelp@micrel.com or (408) 955-169 0 ordering information (1) part number package type operating range package marking lead finish sy58607umg mlf-16 industrial 607u with pb-free bar-line indicator nipdau pb-free SY58607UMGTR (2) mlf-16 industrial 607u with pb-free bar-line indicator nipdau pb-free notes: 1. contact factory for die availability. dice are guaranteed at ta = 25c, dc electricals only. 2. tape and reel. pin configuration 16-pin mlf ? (mlf-16) pin description pin number pin name pin function 1, 4 in, /in differential input: this input pair is the diffe rential signal input to the device. input accepts dc-coupled differential signals as small as 100mv (200mvpp). each pin of this pair internally terminates with 50 ? to the vt pin. if the input swing falls below a certain threshold (typical 30mv), the fail safe input (fsi) feature will guarantee a stable output by latching the output to its last valid state. see ?input interface applications? subsection. 2 vt input termination center-tap: each inp ut terminates to this pin. the v t pin provides a center-tap for each input (in, /in) to a termination network for maximum interface flexibility. see ?input interface applications? subsection. 4 vref-ac reference voltage: this output biases to v cc ?1.2v. it is used for ac-coupling inputs in and /in. connect vref-ac directly to the corresponding vt pin. bypass with 0.01f low esr capacitor to vcc. maximum sink/source current is 1.5ma. see ?input interface applications? subsection. 5, 8,13, 16 vcc positive power supply: bypass with 0.1uf//0.01uf low esr capacitors as close to the v cc pins as possible. 6, 7, 14, 15 gnd, exposed pad ground: exposed pad must be connected to a ground plane that is the same potential as the ground pins. 9, 10 11, 12 /q1, q1 /q0, q0 lvpecl differential output pairs: different ial buffered copies of the input signal. the output swing is typically 800mv. u nused output pair may be left floating with no impact on jitter. see ?lvpecl ou tput termination? subsection.
micrel, inc. sy58607u september 2006 3 m9999-092606- a hbwhelp@micrel.com or (408) 955-169 0 absolute maximum ratings (1) supply voltage (v cc ) ............................... ?0.5v to +4.0v input voltage (v in ) .......................................?0.5v to v cc lvpecl output current(i out ) continuous.......................................................50ma surge .............................................................100ma current (v t ) source or sink on vt pin .............................100ma input current source or sink current on (in, /in) ................50ma current (v ref ) source or sink current on v ref-ac (4) ..............1.5ma maximum operating junc tion temperature .......... 125c lead temperature (solde ring, 20sec .) .................. 260c storage temperature (t s ) ....................?65c to +150c operating ratings (2) supply voltage (v in ) ........................ +2.375v to +3.60v ambient temperature (t a ) ................... ?40c to +85c package thermal resistance (3) mlf ? still-air ( ja ) ........................................... 60c/w junction-to-board ( jb ) ......................... 33c/w dc electrical characteristics (5) t a = ?40c to +85c, unless otherwise stated. symbol parameter condition min typ max units v cc power supply voltage range 2.375 3.0 2.5 3.3 2.625 3.6 v i cc power supply current no load, max. v cc 40 60 ma r diff_in differential input resistance (in-to-/in) 90 100 110 ? v ih input high voltage (in, /in) in, /in 1.2 v cc v v il input low voltage (in, /in) in, /in 0 v ih ?0.1 v v in input voltage swing (in, /in) see figure 3a, note 6 0.1 1.7 v v diff_in differential input voltage swing (|in - /in|) see figure 3b 0.2 v v in_fsi input voltage threshold that triggers fsi 30 100 mv v ref-ac output reference voltage v cc ?1.3 v cc ?1.2 v cc ?1.1 v in to v t 1.28 v notes: 1. permanent device damage may occur if absolute maximum ratings are exceeded. this is a stress rating only and functional ope ration is not implied at conditions other than those detailed in the operational sections of this data sheet. exposure to absolute maximum ra tings conditions for extended periods may affect device reliability. 2. the data sheet limits are not guaranteed if t he device is operated beyond the operating ratings. 3. package thermal resistance assumes expos ed pad is soldered (or equivalent) to the device's most negative potential on the pc b. jb and ja values are determined for a 4-layer board in still-air number, unless otherwise stated. 4. due to the limited drive capability, use for input of the same package only. 5. the circuit is designed to meet the dc specifications shown in the above table after thermal equilibrium has been establishe d. 6. v in (max) is specified when v t is floating.
micrel, inc. sy58607u september 2006 4 m9999-092606- a hbwhelp@micrel.com or (408) 955-169 0 lvpecl outputs dc elect rical characteristics (7) v cc = +2.5v 5% or +3.3v 10%, r l = 50 ? to v cc -2v; t a = ?40c to +85c, unless otherwise stated. symbol parameter condition min typ max units v oh output high voltage q0, /q0, q1, /q1 v cc -1.145 v cc -0.895 v v ol output low voltage q0, /q0, q1, /q1 v cc -1.945 v cc -1.695 v v out output voltage swing see figure 3a 550 800 950 mv v diff_out differential output voltage swing see figure 3b 1100 1600 mv notes: 7. the circuit is designed to meet the dc specifications shown in the above table after thermal equilibrium has been establishe d.
micrel, inc. sy58607u september 2006 5 m9999-092606- a hbwhelp@micrel.com or (408) 955-169 0 ac electrical characteristics v cc = +2.5v 5% or +3.3v 10%, r l = 50 ? to v cc -2v, input t r /t f : < 300ps; t a = ?40c to +85c, unless otherwise stated. symbol parameter condition min typ max units nrz data 3.2 4.25 gbps f max maximum frequency v out > 400mv clock 2.5 3 ghz v in : 100mv-200mv 180 300 450 ps t pd propagation delay in-to-q v in : 200mv-800mv 150 230 350 ps within device skew note 8 4 20 ps t skew part-to-part skew note 9 135 ps data random jitter note 10 1 ps rms deterministic jitter note 12 10 ps pp clock cycle-to-cycle jitter note 13 1 ps rms t jitter total jitter note 13 10 ps pp t r, t f output rise/fall time (20% to 80%) at full output swing. 40 75 110 ps duty cycle differential i/o 47 53 % notes: 8. within device skew is measured between two di fferent outputs under ident ical input transitions. 9. part-to-part skew is defined for two parts with identical pow er supply voltages at the same temperature and no skew at the e dges at the respective inputs. 10. random jitter is measured with a k28.7 pattern, measured at f max . 11. deterministic jitter is measur ed at 2.5gbps with both k28.5 and 2 23 ?1 prbs pattern. 12. cycle-to-cycle jitter definition: the variation period between adjacent cycles over a random sample of adjacent cycle pairs . t jitter _ cc = t n ?t n+1 , where t is the time between rising edges of the output signal. 13. total jitter definition: with an ideal clock input frequency of f max (device), no more than one output edge in 10 12 output edges will deviate by more than the specified peak-to-peak jitter value.
micrel, inc. sy58607u september 2006 6 m9999-092606- a hbwhelp@micrel.com or (408) 955-169 0 functional description fail-safe input (fsi) the input includes a special failsafe circuit to sense the amplitude of the input signal and to latch the outputs when there is no input signal present, or when the amplitude of the input signal drops sufficiently below 100mv pk (200mv pp ), typically 30mv pk . maximum frequency of sy58607u is limited by the fsi function. input clock failure case if the input clock fails to a fl oating, static, or extremely low signal swing, the fsi function will eliminate a metastable condition and guarantee a stable output. no ringing and no undetermi ned state will occur at the output under these conditions. note that the fsi function will not prevent duty cycle distortion in case of a sl owly deteriorating (but still toggling) input signal. due to the fsi function, the propagation delay w ill depend on rise and fall time of the input signal and on its am plitude. refer to ?typical characteristics? for detailed information. timing diagrams figure 1a. propagation delay figure 1b. fail safe feature
micrel, inc. sy58607u september 2006 7 m9999-092606- a hbwhelp@micrel.com or (408) 955-169 0 typical characteristics v cc = 3.3v, gnd = 0v, v in = 100mv, r l = 50 ? to v cc -2v, t a = 25c, unless otherwise stated.
micrel, inc. sy58607u september 2006 8 m9999-092606- a hbwhelp@micrel.com or (408) 955-169 0 functional characteristics v cc = 3.3v, gnd = 0v, v in = 400mv, data pattern: 2 23 -1, r l = 50 ? to v cc -2v, t a = 25c, unless ot herwise stated.
micrel, inc. sy58607u september 2006 9 m9999-092606- a hbwhelp@micrel.com or (408) 955-169 0 functional characteristics (continued) v cc = 3.3v, gnd = 0v, v in = 400mv, r l = 50 ? to v cc -2v, t a = 25c, unless otherwise stated.
micrel, inc. sy58607u september 2006 10 m9999-092606- a hbwhelp@micrel.com or (408) 955-169 0 input and output stage figure 2a. simplified di fferential input buffer figure 2b. simplified lvpecl output buffer single-ended and di fferential swings figure 3a. single-ended voltage swing figure 3b. differential voltage swing
micrel, inc. sy58607u september 2006 11 m9999-092606- a hbwhelp@micrel.com or (408) 955-169 0 input interface applications figure 4a. cml interface (dc-coupled) option: may connect v t to v cc figure 4b. cml interface (ac-coupled) figure 4c. lvpecl interface (dc-coupled) figure 4d. lvpecl interface (ac-coupled) figure 4e. lvds interface
micrel, inc. sy58607u september 2006 12 m9999-092606- a hbwhelp@micrel.com or (408) 955-169 0 lvpecl output termination lvpecl outputs have very low output impedance (open emitter), and small signal swing which results in low emi. lvecl is ideal for driving 50 ? -and-100 ? - controlled impedance transmission lines. there are several techniques in terminating the lvpecl output, as shown in figures 5a through 5c. figure 5b. three-resistor ?y-termination? figure 5a. parallel termination-thevenin equivalent related product and support documents part number function data sheet link sy58606u 4.25gbps precision, 1:2 cml fanout buffer with internal termination and fail safe input http://www.micrel.com/page.do?page=/product- info/products/sy58606u.shtml sy58608u 3.2gbps precision, 1:2 lvds fanout buffer buffer with internal termination and fail safe input http://www.micrel.com/page.do?page=/product- info/products/sy58608u.shtml hbw solutions new products and termination application notes http://www.micrel.com/page.do?page=/product- info/as/hbwsolutions.shtml r1
micrel, inc. sy58607u september 2006 13 m9999-092606- a hbwhelp@micrel.com or (408) 955-169 0 package information 16-pin mlf ? (3mm x3mm) (mlf-16) micrel, inc. 2180 fortune drive san jose, ca 95131 usa tel +1 (408) 944-0800 fax +1 (408) 474-1000 web http://www.micrel.com the information furnished by micrel in this data sheet is belie ved to be accurate and reliable. however, no responsibility is a ssumed by micrel for its use. micrel reserves the right to change circuitry and specificati ons at any time without notification to the customer. micrel products are not designed or authori zed for use as components in life support app liances, devices or systems where malfu nction of a product can reasonably be expected to result in personal injury. li fe support devices or systems are devices or systems that (a ) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to resul t in a significant injury to the user. a purchaser?s use or sale of micrel products for use in life s upport appliances, devices or systems is a pu rchaser?s own risk and purchaser agrees to fully indemnify micrel fo r any damages resulting from such use or sale. ? 2006 micrel, incorporated.


▲Up To Search▲   

 
Price & Availability of SY58607UMGTR

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X